Manipal Institute Of Technology-ECE 2013-2017
Monday, 26 October 2015
Cipher Seating Arrangements
Seating arrangements for cipher systems:
AB5 - 204. A1-A60
205. B1-B39
206. B41-B60
C1-C28
207. C29-C62
D1-D16
208. D18-D58
CV 2nd sessional
Click Here
Cipher 2nd sessionals
Click here
Wednesday, 21 October 2015
2nd Sessional Portion
The syllabus for sessionals :
1. VLSI Design
SOI process of CMOS fabrication, VLSI yield and economics
Stick diagrams.
Design rules and Layouts
Representation of logic circuits in stick notation and drawing layouts.
Concept of sheet resistance, standard unit of capacitance, delay unit,
resistance and area capacitance calculation
Estimation of NMOS inverter pair delay, CMOS inverter delay.
Driving of large capacitive loads
Super buffers, Discussion of power dissipation.
Pseudo NMOS
clocked cmos logic and dynamic nmos
2. DIGITAL SIGNAL PROCESSING
Design of FIR filters using window’s
Frequency sampling and Optimum design methods
Classical design of IIR filters, S-plane to Z-plane mapping, impulse
invariance transformation
Bilinear transformation, Matched Z-Transform
Characteristics of Butterworth, Chebyshev & elliptic filters
Butterworth and Chebyshev filter design
Spectral transformation, Direct design of IIR filters
3. ANALOG COMMUNICATION
AM detection: synchronous, square law & envelope detector, Noise in AM
System.
DSB-SC modulation: Introduction.
Time & Frequency domain analysis in DSBSC system.
Noise in DSB-SC, figure of merit.
SSB Modulation: Introduction, time and frequency domain analysis.
Generation of SSB using Filter method, Phase Discrimination method and
Third method .
Coherent detection of SSB, Pilot carrier system. Noise in SSB system
Angle modulation: Introduction to phase Modulation (PM) and frequency
modulation(FM)
FM time and frequency domain analysis, modulation index and average power
for sinusoidal FM.
Generation of FM using Direct Method and Indirect method.
Detection of FM using phase locked loop
4. ANTENNAS
Infinitesimal Dipole: General Expression for E & H
Expression for E & H in other Regions, Directivity
Small Dipole: Expression for E & H, Directivity
Finite Length Dipole: Expression for E & H, Directivity
Half Wavelength Dipole, Expression for E & H , Directivity
Ground effects, Vertical and Horizontal Dipole, Directivity
Small Circular Loop Antenna: Expression for E & H
Resistance, Directivity
Loop Antenna: Expression for E & H, Power Radiated, Ferrite Loop
5. COMMUNICATION NETWORKS
Wireless LAN Protocols: Hidden Station and Exposed Station Problem, MACA and MACAW Protocols
Ethernet MAC Sublayer Protocol, Binary Exponential Back-off Algorithm, Ethernet Performance
IEEE 802.3 Ethernet: Ethernet Cabling, Switched Ethernet, Fast Ethernet, Gigabit Ethernet,
performance issues
IEEE 802.4 (Toke Bus), IEEE 802.5 (Token Ring), Fiber Distributed Data Interface (FDDI)
Network Layer: Design Issues
Routing Algorithms: Optimality Principle, Shortest Path Routing, Flooding
Distance Vector Routing, Count-to-Infinity Problem
Link State Routing
Hierarchical Routing, Broadcast Routing, Multicast Routing, Routing for Mobile Hosts
Congestion Control Algorithms
Quality-of-Service ( QoS)
Network Layer in Internet: IP Protocols (IPv4, IPv6)
IP Addressing: Classful Addressing, CIDR, NAT
Transport Layer: The Transport Service, Elements of Transport Protocols
Internet Transport Protocols: UDP
Internet Transport Protocols: TCP, Performance issues
6. CIPHER SYSTEM
Block cipher systems, The Feistel cipher
Simplified des, the des
Block cipher principles, The strength of DES
Differential and linear cryptanalysis, Block design principles
Block cipher modes of operations,
Introduction to finite fields, GF(p),
Polynomial arithmetic, finite fields of the form GF(2n)
Evaluation criteria for AES, AES , Triple DES
Blow fish, rc5
Thursday, 1 October 2015
Cipher Systems- Blowfish and RC5 Cipher
Click Here
Newer Posts
Older Posts
Home
Subscribe to:
Comments (Atom)